1Gbit – 8Gbit QED Dual-Quad SPI P-SRAM Memory

Optional: Enter your email address to be notified when this file is updated.

Revision G.3 - July 15, 2024
Latest Revision Changes

Updated Power UP Behavior to allow for Vcc and Vccio mismatch

Avalanche Technology Inc.
3450 West Warren Avenue,
Fremont, CA 94538
(510) 897-3300
info@avalanche-technology.com