



Title		
Avalanche M.2 Board		
Size B	Document Number	Rev
	M2001_AVA	
Date:	Tuesday, January 28, 2025	Sheet 1 of 14

FPGA_BK1_BK2 Tag Edge Connect





To be used with TC-LATTICE




Title		
Avalanche M.2 Board		
Size	Document Number	Rev
B	M2001_AVA	
Date:	Tuesday, January 28, 2025	Sheet 2 of 14

FPGA_BK3_BK4





Title		
Avalanche M.2 Board		
Size	Document Number	Rev
B	M2001_AVA	
Date:	Tuesday, January 28, 2025	Sheet 3 of 14

FPGA_BK5_BK6




Title		
Avalanche M.2 Board		
Size	Document Number	Rev
B	M2001_AVA	
Date:	Tuesday, January 28, 2025	Sheet 4 of 14


FPGA_BK7





FPGA_DECOUPLING



Title		
Avalanche M.2 Board		
Size	Document Number	Rev
B	M2001_AVA	
Date:	Thursday, February 13, 2025	Sheet 6 of 14




FPGA_POWERSUPPLY




Title		
Avalanche M.2 Board		
Size	Document Number	Rev
B	M2001_AVA	
Date:	Tuesday, January 28, 2025	Sheet 8 of 14

MRAM-1




Title		
Avalanche M.2 Board		
Size	Document Number	Rev
8	M2001_AVA	
Date:	Tuesday, January 28, 2025	Sheet 9 of 14




Title									
Avalanche M.2 Board									
Size B	Document Number M2 001_AVA								Rev
Date:	Tuesday, January 28, 2025				Sheet	10	of	14	

MRAM-3




Title		
Avalanche M.2 Board		
Size	Document Number	Rev
B	M2001_AVA	
Date:	Tuesday, January 28, 2025	Sheet 11 of 14

MRAM-4




Title		
Avalanche M.2 Board		
Size	Document Number	Rev
B	M2001_AVA	
Date:	Tuesday, January 28, 2025	Sheet 12 of 14

PCIE_CONNECTOR



POWER_SUPPLY



Title		
Avalanche M.2 Board		
Size	Document Number	Rev
B	M2001_AVA	
Date:	Thursday, February 13, 2025	Sheet 14 of 14